Introduction
Best known methods to fabricate electrically conductive interconnect arrays patterned by silicon -oxide compounds are generally based on dry etch processes that contain fluorine containing gas in the energetic plasma (3) . Common perfluorocarbons (PFC) etchant gas species used in semiconductor production are nitrogen trifluoride (NF 3 ), sulfur hexafluoride (SF 6 ), tetrafluoromethane (CF 4 ), hexafluoroethane (C 2 F 6 ), octofluoropropane (C 3 F 8 ), octofluorocyclobutane (c-C 4 F 8 ), and hydrofluorcarbons (HFCs) such as trifluoromethane (CHF 3 ). A plasma containing free radicals of fluorine greatly improves etching of oxide-based dielectrics and hard mask anti-reflective coatings by the formation of volatile silicon -fluorine species. The vast majority of PFC etchant gas species have been identified and categorized as "greenhouse gases" for their theorized negative impact on the climate of the earth. Table I summarizes Global Warming Potential relative to carbon dioxide and resident lifetimes in the atmosphere of technological important PFC process gases in semiconductor production (4) . Although carbon dioxide emissions are the vast majority of total GHG inventory, the PFC species have substantially higher global warming potentials factors and lifetime in the atmosphere of the earth. Two effective strategies to reduce PFC in semiconductor production are substitution and reduction of high GWP gas species in etch manufacturing processes. For example, many best-know-methods (BKM) for thick silicon nitride layers utilize a timed bulk etch step with high flow rates of SF 6 . Unit Process Development methodologies can be used to characterize low GWP-based processes to substitute for SF 6 -based chemistries. Unsaturated flurocarbons (UFC) such as C 3 F 6 and C 5 F 8 have been investigated to replace high GWP etchant species used in high aspect ratio contact and via etch processes (5) . The next generation of 300mm wafer production tools are successfully deploying reduced PFC etch processes. Original equipment manufacturers are reporting 50% to 90% reductions in PFC usage in dielectric oxide etch recipes and complete substitution in applications such as dual damascene via etch (6) . From a purely manufacturing standpoint, process chemistries that have plasmas containing free radicals of fluorine have disadvantages that negatively impact manufacturing tool availability and process capability. These fluorine containing chemistries have low selectivity to photoresist formulations that contribute to significant degradation of isolated line sidewall passivation and final image critical dimension (FICD) sensitivity to percent of open area on the wafer. Degraded interconnect lines can result in increase line resistance and shifts in product electrical performance. Secondly, polymer residues of fluorinated hydrocarbons (C-F-H compounds) that are generated on the manufacturing chamber walls have limited compatibility with etch byproducts of nonfluorine containing metal etch processes (i.e. Cl 2 -BCl 3 processes). This byproduct incompatibility can result in undesirable manufacturing chamber dedication to fluorine or chlorine containing gas processing chemistries, exclusively. Production chambers that were dedicated to CHF 3 processes exhibited significantly lower chamber lifetimes in comparison to conventional (Cl 2 -BCl 3 ) process chambers ( Figure 1 ). This equates to higher cost of ownership because of frequent process chamber cleans and kit replacements. Unfortunately, attempts to use both fluorine and chlorine based process chemistries in the same manufacturing chamber can result in process induced defects caused by polymer flaking or shedding from the interior of the chamber walls to the surface of the wafer substrate.
High levels of process induced defects (PID) on interconnect arrays can result in significant electrical shorting of minimum geometric features and lower product yield. Texas Instruments Incorporated has implemented aggressive plasma etch production tool qualifications and process induced defect monitoring to insure product quality (7, 8) . The principle mission of this investigation was to develop a metal interconnect etch recipe for 180nm technology node without GHG species that could be phased into mixed node production with 250nm and 350nm technology process recipes containing no CHF 3 . From a Unit Process Development perspective, process requalification of a technology in daily production is a rather complex undertaking. The development process chamber was also in concurrent production with 250nm and 350nm technology node high volume production. The new etch process must achieve online process monitor (OLPM) specifications such as final image critical dimension, process bias (final image -developed image critical dimension), and electrical parametics (i.e. contact chain and line resistance). The dimensional aspect is especially important because replacement of hundreds of photolithographic reticles would be prohibitive for both cost and disruption of production. A summary of major failure mode and effects analysis (FMEA) is presented in Table II . Failure modes with risk priority numbers (RPN) above 50 need additional characterization and built in safe guards for process robustness in manufacturing. In the present investigation, the paramount success metrics are demonstration that metal interconnects etched with the GHG-free etch process possess equivalent end-of-line electrical test and product sort yield as the process of record (POR). 
Experimental Details
Unit process development was conducted on the LAM Research LAMPTX9600 metal etch platform in standard production configuration. The original CHF 3 -based metal etch chemistry qualified as process of record (POR) utilized a vendor best known method with flow rates for CHF 3 in the SiON break-through, main and overetch steps of 5 sccm (9). The analog CMOS 180nm technology process-of-record (POR) features a conventional aluminum -0.5% copper interconnect architecture with 240nm interconnect line -space metal layer M1 design rules and five layers of metal interconnects. Test wafers of 200mm size were fabricated on production short process flows from contact liner to first metal layer define (M1). Applied Materials 5500 Endura metal deposition toolsets were used for interconnect deposition of conventional aluminum -0.5% copper interconnect alloy. The wafers patterned with the multiple design rule (MDR) metal bridging reticle to evaluate interconnect electrical performance and construction. The MDR reticle layout featured design rule, sub-design rule metal snakes, combs and programmed defects for in-fab defect inspections. Electrical test measures of metric were bridging monitor yield and Weibul analysis of leakage current. Failure analysis cross sections of design rule and sub-design rule dense and isolated lines were evaluated for interconnect cross section construction, sidewall angle and overetch depth into the underlying dielectric oxide layer.
Results and Discussion
Unit process optimization to eliminate CHF 3 in metal interconnect dry etch required partitioning the etch process recipe and re-optimizing the hard mask break through and overetch process steps. The hard mask break through step is required to etch an oxide containing thin film and is important in defining the final image critical dimension that is generated by the subsequent main aluminum etch step. Conventional (Cl 2 -BCl 3 ) etch break through chemistries used to etch TiN anti-reflective coatings exhibit poor performance against oxide containing thin films. The SiON break though step processof-record Cl 2 / 5sccm CHF 3 was replaced with Cl 2 / 100sccm Ar. This resulted in a beneficial -20nm reduction in the final image critical dimension (FICD) process bias. Optimization of the overetch step chemistry without CHF 3 through design of experiments resulted in increasing the Cl 2 /BCl 3 ratio from 0.91 to 1.8 and total process gas flow by 27%. A low flow of nitrogen was added to the main and overetch steps to maximize sidewall passivation. The resultant metal lines produced by the new optimized metal etch recipe featured normal sidewall construction and sufficient overetch into the underlying dielectric oxide layer as shown in figure 2. Process verification lots were fabricated with new optimized metal etch recipe and overetch time for evaluation of electrical test, sort yield and wafer level reliability. Product yield versus overetch time of the optimized metal etch recipe are shown in figure  3 ; equivalent yield to POR was achieved at greater than 27 seconds overetch step time. Yield degradation at shorter overetch times displayed high wafer edge yield fallout that is characteristic of the LAMPTX9600 etch platform. In subsequent process verification trials, the optimized metal etch at all metal layers demonstrated statistically equivalent sort yield in comparison to POR CHF 3 -based metal etch recipe. The optimized metal etch recipe without CHF 3 was released under limited pilot production in parallel with the existing 250nm and 350nm production recipes. The LAMPTX9600 pilot tool achieved a factor of 4.5 increase in mean time between cleans in comparison to production chambers dedicated solely to CHF 3 -based production recipes. The mean defective die percentage associated with process induced defects decreased by over 50% on 180nm monitor SRAM wafers etched with the new optimized metal etch without CHF 3 . The overall Unit Process Development project was qualified GHG free and released to full production in approximately eight months. 
Conclusions
This investigation has qualified a greenhouse gas free aluminum -copper interconnect etch process for analog 180nm technology node in 200mm wafer production. The new process was successfully released for mixed production with conventional (Cl 2 -BCl 3 ) etch processes at the 250nm and 350nm technology nodes. Reduction and substitute of high Global Warming Potential gas species in etch process chemistries are effective strategies to reduce perfluorocarbon gas usage in 200mm wafer semiconductor manufacturing. Manufacturing process requalification can require significant engineering time and resources and must be planned accordingly to meet World Semiconductor Council voluntary greenhouse gas reduction goals and timetables.
